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Abstract—Crossbar resistive memory with 1 Selector 1 Resis-
tor (1S1R) structure is attractive for low-cost and high-density
nonvolatile memory applications. As technology scales down to
the single-nm regime, the increasing resistivity of wordline/bitline
becomes a limiting factor to device reliability. This paper presents
write/read communication channels while considering the line
resistance and device variabilities by statistically relating the
degraded write/read margins and the channel parameters. Binary
asymmetric channel (BAC) models are proposed for the write/read
operations and array capacity results are presented. Simulations
based on these models suggest that the bit-error rate of devices
are highly non-uniform across the memory array. These models
provide quantitative tools for evaluating the trade-offs between
memory reliability and design parameters, such as array size,
technology nodes, and aspect ratio, and also for designing coding-
theoretic solutions that would be most effective for crossbar
memory.
I. INTRODUCTION
The crossbar resistive memory, whereby bistable memristors
are placed at the crosspoint of wordlines and bitlines, is one
promising candidate for the next generation nonvolatile memory
due to its inherent 4F 2 device density and its simple crossbar
structure [1]. Meanwhile, as technology scales down to single-
digit-nm, simultaneously scaled wordline/bitline resistances in-
creasingly become a limiting factor to device reliability and
hence memory scalability [2].
Previous literature has extensively shown that even moderate
line resistance significantly degrades the reliability of the write
and read operations. The degradation of the write/read margins
due to high line resistance for the wort-case memory cell, i.e.,
the cell that is furthest from the source and ground, are studied
in [2], [3], [4]. The adverse effect of the line resistance on the
write/read margins for cells across the memory array are studied
in [5], [6] by solving a system of Kirchhoff’s current law (KCL)
equations. While these studies focused on the degradation of
the write/read margin, it remains unclear how the degraded
write/read margin affects the system level reliability metric, e.g.,
the bit-error rate (BER). In other words, channel models are not
yet well-established for this problem.
For coding theorists, the precise characterization of the
underlying channel of a storage system is oftentimes the first
step in designing advanced error correction codes (ECCs).
For example, in [7], the authors first presented the DNA
storage channel model and then proposed the coding over sets
construction; in [8], the authors first established the sneak-path
channel for a so-called sneak-path problem and then proposed
constrained coding schemes targeting this specific channel. It is
demonstrated in [5] that, when considering the line resistance
in resistive memory, the write margins are nonuniform across
the array, which leads to nonuniform reliability levels in the
memory array. Designing ECCs for the worst-case often leads
to overly conservative code design and is therefore not rate
efficient. For example, in [9], the authors proposed to use
ECCs targeting the typical BER instead of the worst-case
BER to improve system performance. In [10], the authors
designed a non-stationary polar code targeting channels with
different reliability levels, which are characterized empirically
by simulations. Moreover, [10] also showed that using more
precise channel modeling, i.e., using the binary asymmetric
channel (BAC) instead of the binary symmetric channel (BSC),
provides an order of magnitude improvement in BER, which
proves the necessity of precise channel models. In this work,
we propose BAC models for writing to and reading from
memory devices in crossbar memory, parameterized by device
parameters, array size, wordline/bitline resistances and device
location by statistically relating the degraded write/read margins
of cells at different locations to the channel parameters. Our
analytical channel models, which take into account the device
location, provide quantitative tools for analyzing the aforemen-
tioned non-uniformity and thus can facilitate new innovations
in the ECC design. Based on our proposed models, we also
present capacity results which illustrate the trade-off between
the averaged capacity of an array and design parameters.
Therefore, our channel models are also beneficial for system
engineers when designing the next generation storage systems.
Previous studies on the write/read margin assumes determin-
istic High Resistance State (HRS) and Low Resistance State
(LRS) for the memory device whereas the HRS and LRS are
nondeterministic in nature [11], [12]. Our write/read channel
models, which are derived probabilistically, allow us to take
the resistance variability of LRS and HRS into consideration
for more precise modeling.
The content of this paper is organized as follows. Section
II provides background on crossbar resistive memory and the
write/read operation. The circuit models and the variabilities
are also discussed in Section II. Section III presents the channel
characterization for the write operation. Section IV presents the
channel characterization for the read operation. The write and
read channels are combined in Section V. Capacity results for
both a single cell and the entire array based on the concatenated
channel are also presented in Section V. We simulate arrays with
various parameters and present the results in Section VI. We
conclude and discuss future research in Section VII.
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II. PRELIMINARY
A. 1S1R Crossbar resistive memory Background and Model
In crossbar resistive memory array, the logical state 0 or 1 is
represented by the HRS or LRS of a memory cell, respectively.
For bipolar memristor, the state of a cell is switched from LRS
to HRS (Reset Operation) or from HRS to LRS (Set Operation)
by applying a positive or negative voltage across the memory
cell, respectively. For the write operation, we consider the so
called “V/2” write scheme (cf. [3]) as it is usually more energy-
efficient than the so called “V/3” write scheme. In particular,
when writing to a selected cell, the wordline and bitline of the
selected cell are biased at the write voltage (Vw_set or Vw_reset)
and 0, respectively, while other wordlines and bitlines are biased
at Vw/2 to prevent unintentional write, as shown in Fig. 1.
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Fig. 1: Circuit model for writing to a 8× 8 array.
For the read operation, we consider the current-mode sensing
scheme as it is reported to have a smaller latency compared with
the voltage-mode sensing scheme [3]. When reading a selected
cell, a read voltage (Vr) is applied on its wordline and all other
wordlines and bitlines are grounded. A current is sensed by the
sensing amplifier located at the end of its bitline and is then
used to determine the state of the selected cell, as shown in
Fig. 2.
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Fig. 2: Circuit model for reading from a 8× 8 array.
In this paper, we focus on crossbar resistive memory with the
widely used 1 selector 1 resistor (1S1R) structure, where highly
nonlinear selectors are connected in series with the memristors
to prevent write and read disturbs. For both write and read
operations, when the voltage across a selector is close to the
applied voltage (Vw or Vr), we say that this selector is fully
selected and we assume it has resistance rsf ; when the voltage
across a selector is close to 0, we say that this selector is un-
selected and we assume it has resistance rsu. For the write
operation, since other cells on the wordline and bitline of the
selected cell have voltage close to Vw/2 across them, we say
that the selectors for those cells are half-selected and we assume
they have resistance rsh. Throughout this work, we assume
that the interconnect resistances of wordlines and bitlines are
constant across the array, and they are denoted by rw and rb
respectively.
B. Memristor Variabilities and Models
In this paper, we consider two variabilities of memristor,
the non-deterministic write operation and the non-deterministic
resistance value for each resistance state. It is widely observed
that the switching operations of memristor are stochastic and
follow log-normal switching time distributions, with distribu-
tion parameters depend on the applied voltage [13], [14]. Our
models for the switching time distributions are adopted from
[13] and more details are provided in Section III.
Previous works on the degradation of read and write margins
due to high line resistance assume deterministic resistance
states, e.g., HRS resistance is 10000Ω and LRS resistance is
100Ω. Meanwhile, due to both device-to-device variation and
cycle-to-cycle variation, the resistance of each state is highly
non-deterministic [11], [12]. To incorporate this variability into
our reliability analysis, we use random variables to represent
the resistance of the memory cells. Based on observations
in [11], [12], we assume they are i.i.d. and their conditional
distributions, conditioned on their states, follow log-normal dis-
tributions. For example, let i.i.d. Bernoulli(q) random variable
Sij denote the state of cell (i, j), with Sij = 1 for LRS and
Sij = 0 for HRS. Let Rij be the associated random variable
denoting the resistance of cell (i, j). Then our model assumes:
ln(Rij |Sij = 1) ∼ N (µL, σ2L),
and
ln(Rij |Sij = 0) ∼ N (µH , σ2H).
III. WRITE CHANNEL
We denote the state we want to write to cell (i, j) by Xij
and the state actually written by Yij . The writing operation is
also affected by the previous state of cell (i, j). We let this be
S∗ij and the associated resistance value be R
∗
ij . We assume that
when the previous state is the same as state we want to write,
the write operation is always successful, i.e.,
P (Yij = 1|Xij = 1, Sij = 1) = 1,
and
P (Yij = 0|Xij = 0, Sij = 0) = 1.
When the previous state is not the same as state we want
to write, a sufficient write voltage and a sufficient write time
is required to change the state of the cell. Due to high line
resistances, the effective write voltage on a cell could be much
smaller than the desired write voltage, i.e., the write margin
is decreased. We denote the effective write voltage on a cell
(i, j) as V˜w(r∗ij , i, j) where r
∗
ij is a realization of R
∗
ij . With
a method similar to the one described in [5], V˜w(r∗ij , i, j) can
be obtained by solving a system of KCL equations using the
circuit model described in II.A. We map the degraded write
margin to the decreased write reliability by considering the log-
normal switching time distribution, adopted from [13]. With
fixed switching time tset and treset, the log-normal switching
time distributions leads to the following:
P (Yij = 1|Xij = 1, S∗ij = 0, R∗ij = r∗ij)
=
∫ tset
−∞
1√
2pitσset
exp
−
(
ln t
τ
(ij)
set
)2
2σ2set
 dt
=1−Q
(
ln tset − ln(τ (ij)set )
σset
)
,
(1)
and
P (Yij = 0|Xij = 0, S∗ij = 1, R∗ij = r∗ij)
=
∫ treset
−∞
1√
2pitσreset
exp
−
(
ln t
τ
(ij)
reset
)2
2σ2reset
 dt
=1−Q
(
ln treset − ln(τ (ij)reset)
σreset
)
,
(2)
where Q(·) is the Q-function, i.e., Q(x) =
1√
2pi
∫∞
x
exp(−u22 )du. σ2set and σ2reset are the variance
of the normal distributions associated with the set and
reset switching time distribution, which is independent of
V˜w(r
∗
ij , i, j) according to [13]. τ
(ij)
set and τ
(ij)
reset are the median
of the set and reset switching time. Note that in the above
equations, to be consistent with the existing literature [13],
[14], we use the median parameterization of the log-normal
distribution. According to the literature, the medians of the
switching time (τ (ij)set and τ
(ij)
reset in µs) are exponentially
dependent on the effective write voltage. We therefore
parameterize the medians as following:
ln
(
τ
(ij)
set
)
= αsetV˜w(r
∗
ij , i, j) + βset,
and
ln
(
τ
(ij)
reset
)
= αresetV˜w(r
∗
ij , i, j) + βreset.
Using (1), (2) and marginalizing over the conditionally log-
normally distributed random variable R∗ij , we get:
P (Yij = 0|Xij = 1, S∗ij = 0) =
∫ ∞
−∞
1√
2pir∗ijσH
× exp
[
−
(
ln r∗ij − µH
)2
2σ2H
]
Q
(
ln tset − ln(τ (ij)set )
σset
)
dr∗ij ,
(3)
and
P (Yij = 1|Xij = 0, S∗ij = 1) =
∫ ∞
−∞
1√
2pir∗ijσL
× exp
[
−
(
ln r∗ij − µL
)2
2σ2L
]
Q
(
ln treset − ln(τ (ij)reset)
σreset
)
dr∗ij .
(4)
Putting (3) and (4) together with the prior symbol probability
q = P (X = 0), we arrive at the the binary asymmetric channel,
depicted in Fig 3, for the write operation with the following
channel parameters:
p
(ij)
1 = (1− q)P (Yij = 1|Xij = 0, S∗ij = 1), (5)
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Fig. 3: Write BAC.
and
p
(ij)
2 = qP (Yij = 0|Xij = 1, S∗ij = 0). (6)
Here and elsewhere, we use superscript (ij) to highlight that
the channel parameters are dependent on the cell location (i, j).
Through equations (1) - (6), we are able to relate the write
margin V˜w(r∗ij , i, j) to the BER of the write channel. For
example, comparing the best-case cell to the worst-case cell
in the example in Section VI Fig. 6, we observe that the write
margin for Reset is dropped from 4.9V to 1.64V while the
write BER is increased from 3.35 × 10−4 to 1.75 × 10−2,
thus providing further evidence that location dependent BER
analysis matters.
IV. READ CHANNEL
When reading from the cell (i.j), we consider the current-
mode sensing scheme and a fixed threshold detector. Let I(ij)r
be the current sensed by the sensing amplifier, which can be
also calculated by solving a system of KCL equations. I(ij)r
is hence dependent on the cell location, the resistance of the
selected cell, and the resistances of unselected cells. Let Zij be
the detected state of the selected cell and Ith be the threshold
current. The threshold detector is as follows:
Zij =
{
0, I
(ij)
r ≤ Ith,
1, I
(ij)
r > Ith.
(7)
With the threshold detector above, the decision error probabil-
ities are:
P (Zij = 1|Yij = 0) = P (I(ij)r > Ith|Yij = 0), (8)
and
P (Zij = 0|Yij = 1) = P (I(ij)r ≤ Ith|Yij = 1). (9)
This leads to the binary asymmetric channel, depicted in Fig.
4, for the read operation with p(ij)3 = P (Zij = 1|Yij = 0) and
p
(ij)
4 = P (Zij = 0|Yij = 1).
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Fig. 4: Read BAC.
A. Closed form Expression with Ideal Selectors
Since we need to solve a system of equations to get I(ij)r ,
equations (8) and (9) are not sufficient as they do not give
closed-form expressions for the channel parameters. However,
if we consider ideal selectors, i.e., selectors with rsf = 0 and
rsh = rsu =∞, closed-form expressions can be derived.
With ideal selectors, the part of the circuit connected to the
un-selected cells can be neglected, resulting in a simplified
circuit with just the selected cell and its wordline/bitline. With
this simplified circuit, I(ij)r is a function of the random variable
Rij , which represents the resistance of the selected cell. We
therefore have:
I(ij)r =
Vr
irw + jrb +Rij
. (10)
Plugging (10) into (8) and (9), and using the assumption that
Rij is conditionally (on Yij) log-normally distributed, we obtain
the following closed form expression for p3 and p4:
p
(ij)
3 = P
(
Vr
irw + jrb +Rij
> Ith|Yij = 0
)
= P
(
Rij <
Vr
Ith
− irw − jrb|Yij = 0
)
= Q
µH − ln
(
Vr
Ith
− irw − jrb
)
σH
 ,
(11)
and
p
(ij)
4 = P
(
Vr
irw + jrb +Rij
≤ Ith|Yij = 1
)
= P
(
Rij ≥ Vr
Ith
− irw − jrb|Yij = 1
)
= Q
 ln
(
Vr
Ith
− irw − jrb
)
− µL
σL
 .
(12)
Define Rth = VrIth . From equation (11) and (12), we observe
that Rth is the effective decision threshold between the HRS
and LRS distribution in the resistance domain, when there are
no line resistance, i.e., rw = rb = 0. We can therefore interpret
the adverse effect of line resistances during the read operation
as follows: the effective read threshold in resistance domain
is shifted to the left by the total accumulated line resistance.
This shift results in a higher bit-error rate if Rth is set to
be the optimal decision threshold without considering the line
resistance.
The read margin is defined by the difference between the
sensed current of a HRS cell and the sensed current of a LRS
cell. Using equations (10) - (12), we can now relate the read
margin to the read BER. For example, comparing the best-case
cell to the worst-case cell in the example in Section VI Fig.
6, we observe that the read margin is dropped from 296µA
to 95µA while the write BER is increased from 4.29 × 10−4
to 7.33 × 10−2, again demonstrating the need of a location
dependent model.
V. CASCADED CHANNEL AND CHANNEL CAPACITY
Combining the results of the previous two sections, we get
a cascaded channel for a single memory cell. The cascaded
channel is a binary asymmetric channel and it is depicted in
Fig. 5, with p(ij)5 = p
(ij)
1 (1−p(ij)4 )+(1−p(ij)1 )p(ij)3 and p(ij)6 =
p
(ij)
2 (1− p(ij)3 ) + (1− p(ij)2 )p(ij)4 .
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Fig. 5: Cascaded Channel.
In general, the capacity of this cascaded channel for cell (i, j)
is as follows:
Cij = max
q
I(Xij ;Zij)
= max
q
H(Zij)−H(Zij |Xij)
= max
q
[
h
(
q
(
1− p(ij)5
)
+ (1− q)p(ij)6
)
− qh
(
p
(ij)
5
)
− (1− q)h
(
p
(ij)
6
)]
,
(13)
where h(·) is the binary entropy function, i.e., h(x) =
−x log2(x)− (1− x) log2(1− x). Because p(ij)1 and p(ij)2 are
dependent on q, the closed form capacity result for a standard
BAC does not hold. The channel capacity therefore need to be
evaluated with a numerical method such as the Blahut-Arimoto
algorithm, as further presented in Section VI.
With rsh >> µH and rsu >> µH , the channel parameters
for different cells in an array are independent, i.e., Zij(s) are
independent. The capacity of the memory array readily follows:
Carray = max
qij
I(Xmn;Zmn)
= max
qij
H(Zmn)−H(Zmn|Xmn)
=
m∑
i=1
n∑
j=1
max
qij
H(Zij)−H(Zij |Xij)
=
∑
i,j
Cij ,
(14)
where Xmn = X11, · · · , Xmn and Zmn = Z11, · · · , Zmn. The
third equality follows directly from the independence between
Zij(s) and the independence between Xij(s).
VI. SIMULATIONS RESULTS
Based on our models presented in the previous sections, we
simulate multiple arrays to explore how memory parameters
affects the memory reliability metrics, such as the bit-error rate
(BER) and the averaged capacity. Since this work is mainly
focused on the adverse effect of line resistance, we only vary the
array size, aspect ratio, and line resistance in our simulations.
Other memory parameters are kept the same and summarized in
Table I. As an illustrative example, the parameters are chosen
to represent a moderate reliability level, with a BER on the
order of 10−3 in the best case scenario.
Symbol Parameters Simulation Values
m,n Array Size (m× n) varies
Vw_set Set voltage -5V
Vw_reset Reset voltage 5V
Vr Read voltage 3V
q Prior symbol probability of 0 0.5
rw Wordline interconnect resistance 10Ω− 100Ω
rb Bitline interconnect resistance 10Ω− 100Ω
rsf Fully selected selector resistance 0
rsh Half selected selector resistance ∞
rsu Unselected selector resistance ∞
µL Associated mean of LRS distribution 4 ln(10)
µH Associated mean of HRS distribution 6 ln(10)
σL Associated std of LRS distribution 0.3 ln(10)
σH Associated std of HRS distribution 0.3 ln(10)
αset Parameter for the median set time 0.25
βset Parameter for the median set time 4.25
αreset Parameter for the median reset time −0.25
βreset Parameter for the median reset time 4.25
σset Associated std of set time distribution 0.5
σreset Associated std of reset time distribution 0.5
tset Switching time for set operation 100µs
treset Switching time for reset operation 100µs
Ith Read decision threshold 30µA
TABLE I: Summary of Parameters.
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Fig. 6: Heatmap of BERs for a 1024x1024 array.
In Fig. 6, we first present the BER of each cell in a
1024×1024 array to illustrate the spacial variation of reliability
due to the line resistance. According to [2], the chosen 10Ω
line resistance corresponds to the resistance per junction of
Cu wire with 20nm technology nodes. With this moderate line
resistance, we observe an order of magnitude BER difference
between the best-case cell, located closest to the voltage source,
and the worst-case cell, located furthest from the voltage source.
Due to line resistance, the cell which is further from the source
and sensing amplifier, suffers from a lower voltage delivery
during the write operation and a higher resistance interference
during the read operation, thus has a larger BER.
Next, in Fig. 7, we present the averaged capacity per cell
for arrays with various size and line resistances, with aspect
ratio fixed to be 1. We observe that a larger line resistance,
which corresponds to a smaller technology node, deteriorates
the averaged capacity almost linearly. This trade-off thus must
be taken into consideration when scaling the memory, as it
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Fig. 7: Capacity results with various sizes and line resistances.
is shown in [2] that the line resistance scales exponentially
with respect to the technology node. Also note that when the
accumulated line resistance of the worst-case cell gets close to
the effective resistance threshold, i.e., when nrw+mrb is close
to Rth, the averaged capacity deteriorates faster, as from (12),
when nrw +mrb > Rth, reading from a LRS cell correctly is
impossible. This explains the rapid dropping at the end of the
curve in Fig. 7 (a) for the 384 × 384 array. From Fig. 7 (b),
we notice that the averaged capacity also deteriorates almost
linearly with respect to the array size. This effect is thus a
limiting factor for the realization of a large memory array.
Array Size 128× 128 64× 512 32× 512
Averaged Capacity 0.9924 0.9918 0.9897
Array Size 16× 1024 8× 2048 4× 4096
Averaged Capacity 0.9845 0.9745 0.9573
TABLE II: Capacity of arrays with different aspect ratios.
We further investigate how the aspect ratio affects the av-
eraged capacity by simulating arrays with the same number
of cells but different aspect ratios. In Table II, with a total of
16384 cells, the square array (aspect ratio = 1) has the largest
averaged capacity and the 4×4096 array, which has the largest
aspect ratio, has the lowest averaged capacity. Intuitively, this
can be explained by a larger possible cumulative line resistance
nrw + mrb in array with larger aspect ratio. This observation
presents a trade-off between the sometimes desired high aspect
ratio and a high averaged capacity for memory designers.
VII. CONCLUSION AND FUTURE WORKS
In this paper, we proposed the read and write channel models
for the 1S1R crossbar resistive memory while considering the
nondeterministic nature of the memory device. Future research
is in the direction of leveraging the channel information to im-
prove memory reliability. This includes system level approaches
such as finding the optimal read threshold and coding theoretic
approaches such as designing time-varying LDPC codes with
unequal bit protection capability.
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